Energy minimization for hybrid BIST in a system-on-chip test environment | IEEE Conference Publication | IEEE Xplore