Optimization of buffer stages in bipolar VLSI systems | IEEE Journals & Magazine | IEEE Xplore