Secure Configuration of a Field Programmable Gate Array

Although SRAM programmed FPGA's are generally denser and faster than FPGA's programmed using non-volatile technologies, such as antifuse and Flash EPROM, the need to load on-chip configuration memory on power up makes them vulnerable to piracy and reverse engineering of the user design. This paper discusses an attractive method of addressing this issue.