Modified Euler path rule for MOS layout minimization

Get minimal layout areas without diffusion breaks and then keep good electrical characteristics are useful for IC design. This work changes the viewpoint of constructing Euler path on IC circuit and puts some basic layout ideas into systematic approach. The study provides another way to constructing the Euler path on MOS circuits. The proposed method produces a more compact layout with less parasitic capacitance and contact.