A 32 bits architecture for an AES system | IEEE Conference Publication | IEEE Xplore