Detection of critical hazards in digital MOS VLSI circuits by switch-level timing simulation

Detection of critical hazards in digital MOS VLSI circuits by switch-level timing simulation | IEEE Conference Publication | IEEE Xplore