A novel design of an asymmetric D-latch

The paper discusses design aspects of high speed asymmetric D-latches. It is shown how an asymmetric input clock signal can be used favorably to improve latch performance. Moreover. a completely asymmetric D-flipflop, which shows a static behavior at low frequency and a superdynamic behavior at very high speed, is presented.