Package optimization of a stacked die flip chip based test package | IEEE Conference Publication | IEEE Xplore