Threshold voltage model of the SOI 4-gate transistor

The operation of the 4-gate transistor (G/sup 4/-FET) is governed by the charge coupling between front, back and lateral gates. A 2D analytical relation for the fully-depleted body potential is derived. The front-interface threshold voltage is expressed as a function of the back and lateral gate voltages for all possible back interface conditions.