Design trade-offs for a 10 bit, 80 MHz current steering digital-to-analog converter

This paper presents the trade-offs in dimensioning a 10 bit, 80 MHz current steering DAC for wireless-LAN transmitters. All the performance parameters are considered, trying to optimize static performance, dynamic performance and area occupation. Behavioral and transistor level simulations are then used to validate the proposed mathematical analysis.