Power network analysis for ESD robustness in a 90nm ASIC design system | IEEE Conference Publication | IEEE Xplore