A minimal dual-core speculative multi-threading architecture | IEEE Conference Publication | IEEE Xplore