Application of local design-for-reliability techniques for reducing wear-out degradation of CMOS combinational logic circuits | IEEE Conference Publication | IEEE Xplore