An on-chip DNL estimation and reconfiguration for improved linearity in current steering DAC

This paper proposes a reconfigurable current steering DAC. It uses an on-chip error estimation. The INL is tuned by optimizing switching sequence. A DAC is designed and fabricated using 0.35/spl mu/m CMOS technology. The INL improvement is verified both in simulation and actual hardware.