Area efficient parallel decoder architecture for long BCH codes | IEEE Conference Publication | IEEE Xplore