Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit | IEEE Conference Publication | IEEE Xplore