Tolerating hard faults in microprocessor array structures | IEEE Conference Publication | IEEE Xplore