Double-rail encoded self-timed adder with matched delays | IEEE Conference Publication | IEEE Xplore