Via design in multi-layer PCB | IEEE Conference Publication | IEEE Xplore