Hybrid reduction technique for efficient simulation of linear/nonlinear mixed circuits | IEEE Conference Publication | IEEE Xplore