The Y-architecture for on-chip interconnect: analysis and methodology | IEEE Conference Publication | IEEE Xplore