Model and verification of triple-well shielding on substrate noise in mixed-signal CMOS ICs

In this work, the effect of triple-well shielding in mixed signal CMOS integrated circuits is studied. A test chip is presented that contains structures intended for investigation on substrate noise coupling. This paper shows experimental results, giving a rationale for them and providing design guidelines.