Near-IR laser-based "tuning" of 50 nm transistors

In order to demonstrate the scalability of the laser assisted device alteration (LADA) technique to the 90 nm node, laser "tuning" of a 50 nm channel length 10 /spl mu/m gate width PMOS transistor fabricated on the 90 nm generation process technology is demonstrated here for the first time.