A chip-set for lossless image compression

Two chips have been developed for lossless image compression. The first IC performs a transformation, and the second performs lossless coding. This work presents the transform and coding algorithms and the main architectural features of the chips, and outlines some performance specifications. The image compression/decompression system described reduces storage requirements in high-speed image archival and database applications and speeds the transmission of digital images over communication channels.<
>