A 32Mb chain FeRAM with segment/stitch array architecture | IEEE Conference Publication | IEEE Xplore