Design and analysis of low-power cache using two-level filter scheme | IEEE Journals & Magazine | IEEE Xplore