A modified approach to two-level logic minimization | IEEE Conference Publication | IEEE Xplore