A reconfigurable low-power high-performance matrix multiplier architecture with borrow parallel counters | IEEE Conference Publication | IEEE Xplore