Multi-level placement for large-scale mixed-size IC designs | IEEE Conference Publication | IEEE Xplore