A new approach in flash-memory testing to increase quality and reduce cycle time on improvements

We have developed a methodology to reduce cycle time on improvements in FLASH-Memory 0.18um CMOS devices, utilizable on all non-volatile memories. With this method it is possible to perform speedily all improvements even having statistic on few devices.