Formal verification of a pipelined processor with new memory hierarchy using a commercial model checker | IEEE Conference Publication | IEEE Xplore