Loop control architectures for symbol timing synchronization in sampled data receivers | IEEE Conference Publication | IEEE Xplore