Hierarchical layout design of 8VSB chip

8VSB chip is used to decode the ATSC compliant cable channel signals. This paper presents a new approach to hierarchical layout design of 8VSB chip. Experiments show that our method can accelerate timing convergence and shorten design period.