FPGA-based MPEG2 decoder

This paper describes the design and implementation of a full custom, FPGA-based MPEG2 decoder. This FPGA design is attractive for its inherent In Circuit Configurability (ICR) and In Circuit programmability (ISP) capabilities. As such, this design is suitable for low cost, multi-standard, standard video decoders.