Architecture for DSP VLSI

AS CMOS technology scales to 1μm, it is becoming possible to integrate more than 500K transistors on a processor-like chip. At this point, various digital signal processing (DSP) chip architecture approaches need to be re-examined to enable VLSI designers to obtain on optimal solution for system designers in terms of performance, power, cost, flexibility and development time. The panel will explore and debate several DSP architectural options available to VLSI designers, such as single-processor, systolic arrays, parallel processors, customs, etc.