A 50ns 48-term erasable programmable logic array

This paper will cover the design of a CMOS EPROM process that serves to implement a 48 P-term AND-OR array with 16 inputs and 8 outputs. The array requires a 20mA quiescent current and 50mA maximum during switching and can be programmed using a conventional 21V EPROM programmer.