A pipelined 32b NMOS microprocessor

THIS REPORT will cover a 32b microprocessor(MIPS) which combines a small streamlined instruction set with NMOS implementation to create a CPU of modest size, low power dissipation and high regularity.