A virtual memory management chip with program debugging support

This report will cover a 20K device memory management NMOS chip for a 32b microprocessor, which accesses memory-based translation tables and maintains 32 translation entries in an associative cache memory in less than 100ns.