Testing a high density logic masterslice

Testing strategy for high density logic in a manufacturing environment will be covered. The approach is applicable to all wiring personalities of a T
²
L gate logic masterslice.