Circuit optimization of the taper isolated dynamic gain RAM cell for VLSI memories | IEEE Conference Publication | IEEE Xplore