A 32K ROM using differential ramp techniques

This paper will cover a 32K ROM using standard P-channel, low-voltage, high-yielding processing. It utilizes a differential ramp technique coupled with ground switching to achieve a relatively small chip size, low power consumption of 14 μW bit (450 mW) and operation from dc to 1.6 MHz.