Stress testing FET gates without the use of test patterns

This paper will cover a technique for stressing of all FET gates in LSI dynamic random logic FET circuits. This is accomplished by reversing the sequence of the clock signals. No input test patterns are required.