Global hardware synthesis from behavioral dataflow descriptions

A new bottom-up logic synthesis technique for general behavioral descriptions is reported. The technique extends traditional straight-line code synthesis by allowing hierarchical, block-structured dataflow graphs with block-level parallelism. Program path probabilities are taken into account, and both high-level synthesis and design-space exploration are addressed.<
>