A Two-Tier Deembedding Technique for Packaged Transistors

This paper describes a technique for deembedding transistor chip scattering parameters from the measurements of packaged devices in a standard transistor test fixture by the use of a set of secondary calibration standards, consisting of empty and specially wire-bonded transistor packages.