Data compressor decompressor IC

The data compressor decompressor (DCD) IC, a VLSI implementation of a version of the Lempel-Ziv (L-Z) compression algorithm, is discussed. The IC is suitable for high-speed, lossless compression of digital data such as text and images. The single-pass lossless compression scheme adapts to the statistics of the data being processed. The authors outline the L-Z compression method, illustrate a solution to its search requirement, and discuss the chip architecture and features.<
>