Design of a Low-Power 64-bit ALU Using Vedic Multiplication, Vinculum Encoding, and Reversible Logic on FPGA | IEEE Conference Publication | IEEE Xplore