Design and Hardware Validation of a Cascaded Half Bridge Multilevel Inverter | IEEE Conference Publication | IEEE Xplore