Low Parasitic Loop Inductance Design and Characterization of a 1200 V, 200 A SiC MOSFET Half-Bridge PCB-embedded Power Module | IEEE Conference Publication | IEEE Xplore