Ultra-Low Power and Low-Leakage Subthreshold CMOS Neural Circuit Design | IEEE Conference Publication | IEEE Xplore