A Network Architecture for Chiplet Interconnection Based on Small World Theory

A wafer-level reconfigurable optical interconnect architecture using small-world theory reduces path length via long-range optimization. At 64-node scale, it shows at least $40 \% / 21 \%$ lower latency than Mesh/Torus and improves distributed ML efficiency through topology adaptation.